

12-23-99

A

Case Docket No. PHA 23,916

THE COMMISSIONER OF PATENTS AND TRADEMARKS, Washington, D.C. 20231

Enclosed for filing is the patent application of Inventor(s):
RISHI MOHINDRA

For: TRANSMITTER POWER AMPLIFIER RAMPING METHOD

ENCLOSED ARE:

- ☒ Appointment of Associates;
- ☐ Information Disclosure Statement, Form PTO-1449 and copies of documents listed therein;
- ☐ Preliminary Amendment;
- ☒ Specification (23 Pages of Specification, Claims, & Abstract);
- ☒ Declaration and Power of Attorney:
(2 Pages of a ☐ fully executed ☒ unsigned Declaration);
- ☒ Drawing (3 sheets of ☒ informal ☐ formal sheets);
- ☐ Certified copy of application Serial No. ;
- ☒ Authorization Pursuant to 37 CFR §1.136(a)(3)
- ☐ Other: ;
- ☐ Assignment to .

FEE COMPUTATION

CLAIMS AS FILED				
FOR	NUMBER FILED	NUMBER EXTRA	RATE	BASIC FEE - \$760.00
Total Claims	25 - 20 =	5	X \$18 =	90.00
Independent Claims	6 - 3 =	1	X \$78 =	108.00
Multiple Dependent Claims, if any			\$260 =	0.00
TOTAL FILING FEE				= \$958.00

Please charge Deposit Account No. 14-1270 in the amount of the total filing fee indicated above, plus any deficiencies. The Commissioner is also hereby authorized to charge any other fees which may be required, except the issue fee, or credit any overpayment to Account No. 14-1270.

☐ Amend the specification by inserting before the first line as a centered heading --Cross Reference to Related Applications--; and insert below that as a new paragraph --This is a continuation-in-part of application Serial No. , filed , which is herein incorporated by reference--.

CERTIFICATE OF EXPRESS MAILING

Express Mail Mailing Label No. EL335550721US

Date of Deposit December 22, 1999

I hereby certify that this paper and/or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. 1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Natale A. Manzo
Typed Name

Natale A. Manzo
Signature

Jack D. Slobod
Jack D. Slobod, Reg. 26,236
Attorney
(914) 333-9606
U.S. Philips Corporation
580 White Plains Road
Tarrytown, New York 10591

S:\MK\miscelns\mp22mkZ1.ma0.doc

12/22/99
JC575 U.S. PTO

JC584 U.S. PTO
09/469887

12/22/99

09469887 122299

TRANSMITTER POWER AMPLIFIER RAMPING METHOD**BACKGROUND OF THE INVENTION****Technical Field**

5 The present invention relates generally to the field of communication electronics and, in particular, to a method for reducing frequency glitches during ramping of a power amplifier in a digital transceiver.

Description of the Related Art

10 Spread spectrum is a communication technique that has found widespread use for both military and commercial applications. In a spread spectrum communication system, the transmitted modulation is spread (i.e., increased) in bandwidth prior to transmission over the channel and then
15 despread (i.e., decreased) in bandwidth by the same amount at the receiver.

One of the target applications for spread spectrum is to facilitate wireless or radio communications between separated electronic devices. For example, a wireless
20 local area network (WLAN) is a flexible data communication system that uses radio technology to transmit and receive data over the air, thereby reducing or minimizing the need for wired connections. In a
25 typical WLAN, an access point is provided by a transceiver that connects a wired network from a fixed location. End users connect to the WLAN through

transceivers that are typically implemented as PC cards in a laptop computer, or ISA or PCI cards for desktop computers. The transceiver may also be integrated with any device, such as a handheld computer, personal digital
5 assistant, or the like.

The majority of the WLAN products available in the marketplace today are proprietary spread spectrum solutions targeting vertical applications operating in the 900MHz and 2.4GHz ISM frequency bands. These
10 products include, as mentioned above, wireless adapters and access points in PCMCIA, ISA and custom PC board platforms. A typical spread spectrum transceiver comprises a conventional IF radio circuit, coupled to a baseband processor, which provides the desired modulation
15 of the signal to be transmitted and the desired demodulation of a signal received at the transceiver. The IF radio circuit includes a frequency synthesizer that includes a voltage controlled oscillator (VCO) and a phase-locked loop (PLL). The baseband processor performs
20 a given spread spectrum modulation technique such as direct sequence (DS) modulation, frequency hopping (FH) modulation, time hopping (TH) modulation, or hybrid modulations that blend together one or more of the various schemes.

662221 4333450

The spread spectrum transceiver as described above typically operates in a time division duplex (TDD) mode of operation wherein the transmitter is switched on during packet transmission and switched off during packet
5 reception. The transmitter includes a number of components including a power amplifier, and a pair of up-converter mixers. Typically, the transmitter power amplifier is only turned on when sending a data packet (or perhaps just before). The power amplifier is
10 "ramped" on (as opposed to being hard-switched) to reduce spectral splatter, i.e., the leaking of RF signals into adjacent signal channels. Power ramping is achieved by adjusting (i.e., increasing) the gain of the power amplifier.

15 The frequency synthesizer, on the contrary, must remain on during both TDD signal transmission and reception. When the power amplifier is ramped, however, undesirable frequency variations are produced in the frequency synthesizer due to changes in the amplifier's
20 input impedance. The phase-locked loop cannot instantaneously correct for these frequency variations. Moreover, as the frequency error becomes large, a far end receiver cannot be synchronized properly to the transmitted signal.

In the prior art, this problem has sought to be addressed by isolating the transmitter power amplifier from the synthesizer VCO. Figure 3 shows the additional isolation, namely the buffers 326 and 312, incorporated
5 between the VCO 322 and the power amplifier 314. The buffers 326 and 312 are usually multistage sections in order to attain a high isolation as defined by $\circ S_{21i}/\circ S_{12i}$, S_{12} being the forward gain (from point A to B) and S_{21} being the reverse gain. **Figure 1** illustrates the
10 isolation process, which involves switching on the transmitter components (other than the power amplifier) at the end of a reception period R_x and then ramping the power amplifier at a later instant, usually upon transmission of a preamble that precedes the actual
15 signal payload. As shown in **Figure 1**, however, this operation still results in an undesirable VCO frequency transient (i.e., a glitch) when the power amplifier ramps on. Moreover, this isolation technique is not sufficient for fast switching transceivers that need to comply with
20 IEEE 802.11 standards, which require frequency accuracy better than 25 ppm.

The present invention addresses this problem.

BRIEF SUMMARY OF THE INVENTION

According to the present invention, the transmitter power amplifier is switched on with other transmitter components after the end of a prior packet reception period and before a new packet transmission begins. Because the power amplifier is already on, the power "ramping" is accomplished by monotonically increasing the in-phase and quadrature-phase baseband modulation signals that are applied to the up-converter mixers. Thus, instead of ramping the power amplifier gain, the method ramps the modulation signals that are applied to the power amplifier. As a consequence, any VCO frequency transients that may result from turning on the power amplifier have an opportunity to decay before the new packet transmission is initiated. This technique effectively isolates the transmitter power amplifier from the frequency synthesizer VCO to facilitate fast switching transceiver operation.

The foregoing has outlined some of the more pertinent objects and features of the present invention. These objects and features should be construed to be merely illustrative of some of the more prominent features and applications of the invention. Many other beneficial results can be attained by applying the disclosed invention in a different manner or modifying the invention as will be described. Accordingly, other

objects and a fuller understanding of the invention may be had by referring to the following Detailed Description.

BRIEF DESCRIPTION OF THE DRAWINGS

5 For a more complete understanding of the present invention and the advantages thereof, reference should be made to the following Detailed Description taken in connection with the accompanying drawings in which:

Figure 1 is a simplified illustration of a prior art power amplifier ramping technique and the attendant VCO frequency glitch caused by power amplifier load impedance variations;

Figure 2 is a block diagram of a known spread spectrum transceiver in which the present invention is implemented;

Figure 3 is a simplified block diagram of a transmitter portion of the spread spectrum transceiver of **Figure 2** illustrating the basic components of the power amplifier circuitry;

20 **Figure 4** is an illustration of the inventive power amplifier ramping technique of the present invention; and

Figure 5 is an alternate embodiment of the present invention wherein the inventive power ramping technique is used in an analog transmitter circuit.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Figure 2 illustrates a known wireless transceiver 200 in which the present invention may be implemented. The transceiver may be used for WLAN applications in the 2.4 GHz ISM band in accordance with the proposed IEEE 802.11 standard, although this is not a limitation of the present invention. The transceiver comprises selectable antennas 202 coupled to a RF power amplifier and transmit/receive switch 204. A low noise amplifier 206 is also operatively coupled to the antennas. The transceiver also includes an up/down converter 208 connected to both the low noise amplifier 206 and the RF power amplifier and transmit/receive switch 204. The up/down converter 208 is connected to a dual frequency synthesizer 210 and a quadrature IF modulator/demodulator 212. IF modulator/demodulator 212 includes a received signal strength indicator (RSSI) function for providing an RSSI monitoring or "sniffing" function, as is well-known. One or more filters 214 and voltage controlled oscillators (VCOs) 216 may also be provided. The above components comprise a conventional radio portion of the spread spectrum transceiver. Familiarity with the operation of such components is presumed.

A spread spectrum baseband processor 218 is coupled to the radio portion and contains all of the functions

66222222 43359460

necessary to facilitate full or half duplex packet-based spread spectrum communications as is also well-known in the art. In particular, the processor has on-board dual, flash A/D converters **220** and **222** for receiving in-phase
5 (I) and quadrature (Q) signals from the IF modulator **212**. The baseband processor also includes another flash A/D converter **224** for processing the received signal strength indicator (RSSI) voltage from the IF modulator **212**. A clear channel assessment (CCA) circuit **226** provides a
10 clear channel assessment function to avoid data collisions and to optimize network throughput. The flash A/D converter outputs are supplied to the demodulator **228**, which despreads the received signal. The modulator **230** performs the spreading function, as is well
15 understood. An interface circuit **232** is connected to the both the demodulator **228** and the modulator **230** to interface the data to/from the baseband processor. Again, all of the above components are well-known to one of ordinary skill in the art.

20 One type of spread spectrum technique is direct sequence modulation. For illustration purposes, the present invention will be described in the context of a direct sequence baseband processor, although this is not a limitation of the invention as will be seen. A direct
25 sequence modulation is formed by linearly modulating an

output sequence of a pseudorandom number (PN) generator onto a train of pulses, each having a duration called the chip time. An 11 bit Barker sequence (i.e., +++---+--+--) may be used for this purpose. The use of an 11 bit

5 Barker sequence, of course, is merely exemplary. A Barker sequence is a binary $\{-1,+1\}$ sequence $\{s(t)\}$ of length n having aperiodic autocorrelation values $|\rho_s(\tau)| < 1$ for all τ , $-(n-1) < \tau < n-1$. Typically, this type of modulation is used with binary phase-shift-keyed (BPSK)

10 information signals. A direct sequence BPSK signal is generated by multiplying the BPSK signal by the direct sequence modulation. To demodulate a received BPSK signal, a local PN random generator (which generates the PN waveform at the receiver used for despreading) must be

15 synchronized to within one chip of the PN waveform of the received BPSK signal. This function is done by a search routine that steps the local PN waveform sequentially in time by a fraction of a chip and, at each position, searches for a high degree of correlation between the

20 received and local PN reference waveforms. The search ends when the correlation exceeds a given threshold, which is an indication that a coarse alignment has been achieved. After bringing the two PN waveforms into coarse alignment, a delay-locked or tau-dither tracking

25 loop is used to maintain a fine alignment. Further

details of this process are described, for example, in *The Communications Handbook*, 16.4 (1997), CRC Press, which is incorporated herein by reference.

Referring now to **Figure 3**, the conventional power amplifier circuitry **300** of a transmitter of a spread spectrum transceiver is shown. A representative transceiver is a Philips Model SA2400 2.46HZ Direct Conversion Zero IF Transceiver, although the invention may be implemented in any transceiver or transmitter that uses power ramping. The power amplifier circuitry comprises a pair (F1, F2) of channel filters **302** and **304**, in-phase and quadrature-phase up-converter mixers **306** and **308**, a summer **310**, a buffer amplifier **312**, and a power amplifier **314**. The frequency synthesizer **320** comprises a voltage controlled oscillator **322**, a phase-locked loop (PLL) **324**, a buffer **326**, and a phase shifter **328**. Typically, the power amplifier **314** is turned off except during (or just before) packet transmission. The frequency synthesizer remains on, however, as it is used in both packet transmission and reception, for instance, in a time division duplex (TDD) transceiver. As is also well-known, to avoid spectral splatter, the power amplifier **314** is ramped, as opposed to being hard-switched, when it becomes necessary to initiate or terminate a packet transmission. In the prior art,

however, ramping was accomplished by increasing or decreasing the amplifier gain, typically when the packet preamble began or ended. As the amplifier was switched on, however, its input impedance varied, which caused
5 frequency variations in the frequency synthesizer 320,
The PLL 324 cannot instantaneously correct these frequency variations.

To overcome this problem, the present invention implements a novel power ramping control method.
10 According to the method, the power amplifier 314 is switched on after the end of a prior packet reception period and before a new packet transmission begins. Instead of ramping the power amplifier gain, the method ramps the baseband modulation signals that are supplied
15 to the up-converter mixers. As a consequence, any VCO frequency transients that may result from turning on the power amplifier have an opportunity to decay before the new packet transmission is initiated. This technique fully isolates the transmitter power amplifier from. the
20 frequency synthesizer VCO.

In a preferred embodiment, the power amplifier is switched on sufficiently early so that any disturbance in the VCO frequency has settled down before the next packet transmission is initiated. In a particularly preferred
25 embodiment, the power amplifier is turned on as soon as

possible following receipt of a packet by the receiver portion. As is well-known, there are many techniques for determining when a receive packet period has ended.

Thus, for example, the end of a packet reception period
5 may be determined by looking for the end of a
transmission burst, looking for a CRC code, by examining
a frame delimiter in a data field, by calculating the
reception period using length data in a frame header, or
the like. Any convenient technique may be used, as the
10 inventive method is designed to be backwards-compatible
with existing transceiver circuitry.

Once the receiver identifies the end of the packet
reception (or whenever the signal has to be transmitted)
and the power amplifier is turned on in advance, the
15 transmitter waits for initiation of a new packet
transmission. Typically, there is an enforced delay
between the end of a receive packet and the start of a
new packet transmission. When the new packet
transmission begins, or just shortly before (during the
20 packet preamble), the in-phase and quadrature-phase
baseband signals supplied to the up-converter mixers 306
and 308 are ramped. In a preferred embodiment, ramping
is accomplished by simple linear scaling of the digital
words as those words are output from the baseband
25 processor. **Figure 4** illustrates the resulting operation.

In this example, preferably the baseband signals are ramped 400 beginning with the packet preamble, with the ramping lasting about 2 microseconds. The preamble typically is much longer than the ramping duration. As
5 can be seen, the early turn-on 402 of the power amplifier results in a frequency variation in the VCO output, however, this output has already died down by the time the V_I and V_Q baseband signals are ramped. As a result, there is no frequency glitch or transient when the actual
10 signal transmission begins. This control method thus provides significant advantages as compared to the prior art power amplifier ramping techniques.

In the method described above, no changes are required to the conventional transmitter or frequency
15 synthesizer circuitry. The control signals necessary to provide the inventive functionality may be generated in any convenient manner, e.g., a software-driven processor, a microcontroller, a finite state machine, in hardwired logic, an application specific integrated circuit (ASIC),
20 a field programmable gate array (FPGA), or the like. While the digital implementation is preferred, one of ordinary skill in the art will appreciate that the ramping signal may be analog. **Figure 5** illustrates such an alternate embodiment.

In **Figure 5**, the digital words output from the baseband processor are first converted to analog signals by digital-to-analog converters **502** and **504**, with the resulting outputs then ramped using a pair of multipliers **506** and **508**. The multipliers are connected to the I and Q inputs and are supplied with a power ramping signal $r(t)$. The analog ramping signal $r(t)$ may be generated as follows. Upon toggling of the Tx/Rx pin (at $t=t_0$), a comparator **510** is triggered at $t=t_1$ through a first low pass filter **512**. A second low pass filter **514**, controlled by the comparator **510**, controls each multiplier.

In the examples given, power ramping-up has been described. The same principles for ramping up apply to power ramping down, by ramping the modulation signal.

Having thus described my invention, what I claim as new is set forth in the following claims.

CLAIMS

1. In a transceiver having a power amplifier and a pair of up-converter mixers, an improved power ramping method comprising:

5 switching on the power amplifier after an end of a prior packet reception period; and

ramping modulation signals supplied to the up-converter mixers upon initiation of a new packet transmission.

10

2. The method as described in Claim 1 wherein the modulation signals are in-phase and quadrature-phase signals.

15

3. The method as described in Claim 2 wherein the modulation signals are ramped by monotonically scaling a set of digital words representing the in-phase and quadrature-phase signals.

20

4. The method as described in Claim 2 wherein the modulation signals are ramped by applying an analog ramping signal to the in-phase and quadrature-phase signals.

5. The method as described in Claim 1 further including the step of delaying initiation of the new packet transmission for a given time following the end of the prior packet reception period.

5

6. The method as described in Claim 1 wherein initiation of the new packet transmission begins with a preamble.

10 7. The method as described in Claim 1 wherein the ramping step occurs over a given time period.

8. A transceiver, comprising:

a receiver;

15 a transmitter including a power amplifier, and a pair of up-converter mixers;

a frequency synthesizer including a voltage controlled oscillator (VCO);

20 a controller for isolating the power amplifier and the VCO, comprising:

means for switching on the power amplifier after an end of a prior packet reception period, and

25 means for ramping modulation signals supplied to the up-converter mixers upon initiation of a new packet transmission.

9. The transceiver as described in Claim 8 wherein the modulation signals are in-phase and quadrature-phase modulation signals.

5

10. The transceiver as described in Claim 9 wherein the ramping means monotonically scales a set of digital words representing the in-phase and quadrature-phase signals.

10

11. The transceiver as described in Claim 9 wherein the ramping means includes:

means for generating an analog ramping signal; and

means for applying the analog ramping signal to the

15 in-phase and quadrature-phase baseband signals.

12. The transceiver as described in Claim 11 wherein the means for applying is a multiplier.

20 13. The transceiver as described in Claim 8 that is compliant with the IEEE 802.11 standard.

14. A transceiver for use in a wireless local area network (WLAN), comprising:

a radio circuit including a power amplifier, a pair of up-converter mixers, and a frequency synthesizer;

a processor coupled to the radio circuit and including means for generating modulation signals that
5 are supplied to the up-converter mixers; and

a controller for switching on the power amplifier at an end of a prior packet reception period and for ramping the modulation signals supplied to the up-converter mixers upon initiation of a new packet transmission.

10

15. The transceiver as described in Claim 14 wherein the controller monotonically scales a set of digital words representing modulation signals.

15 16. The transceiver as described in Claim 14 wherein the controller includes:

means for generating an analog ramping signal; and
means for applying the analog ramping signal to the modulation signals.

20

17. A power ramping method operative in a transmitter having a power amplifier, comprising:

turning off the power amplifier upon initiation of a packet reception;

upon completion of the packet reception, turning on the power amplifier; and

ramping modulation signals supplied to the power amplifier upon initiation of a new packet transmission.

5

18. The power ramping method as described in Claim 17 wherein the modulation signals are in-phase and quadrature-phase signals.

10 19. The power ramping method as described in Claim 18 wherein the modulation signals are ramped by monotonically scaling a set of digital words representing the in-phase and quadrature-phase signals.

15 20. The power ramping method as described in Claim 17 wherein initiation of the new packet transmission begins with a preamble.

21. In a spread spectrum transceiver having a power amplifier and a pair of up-converter mixers, an improved power ramping method comprising:

switching on the power amplifier sufficiently in advance of a packet transmission; and

ramping modulation signals supplied to the up-converter mixers upon initiation of a new packet transmission.

5 **22.** A transceiver, comprising:

a receiver;

a transmitter including a power amplifier, and a pair of up-converting mixers;

a frequency synthesizer including a voltage
10 controlled oscillator;

a controller for isolating the power amplifier in advance of packet transmission; and

means for ramping modulation signals supplied to the up-converter mixers upon initiation of a new packet
15 transmission.

23. A transceiver as described in Claim 22, further comprising means for ramping down signals at the end of packet transmission.

20

24. A transceiver as described in Claim 11, wherein the means for applying is a multiplier.

25. A power ramping method as described in Claim 17, further comprising turning off the power amplifier after ramping down of transmission power.

SECRET

TRANSMITTER POWER AMPLIFIER RAMPING METHOD

ABSTRACT OF THE DISCLOSURE

A method for reducing frequency glitches in a
5 digital transceiver due to power amplifier input
impedance variations. According to the method, the power
amplifier is switched on after the end of a prior packet
reception period and before a new packet transmission
begins. Instead of ramping the power amplifier gain, the
10 method ramps the modulation signals. As a consequence,
any VCO frequency transients that may result from turning
on the power amplifier have an opportunity to decay
before the new packet transmission is initiated. This
technique effectively isolates the transmitter power
15 amplifier from the frequency synthesizer VCO to
facilitate fast switching transceiver operation.




Figure 1 (Prior Art)




Figure 4

064633 433 6353460




Figure 2 (Prior Art)




Figure 3




Figure 5

DECLARATION and POWER OF ATTORNEY

Attorney's Docket No.

PHA 23,916

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled "TRANSMITTER POWER AMPLIFIER RAMPING METHOD" the specification of which (check one)

☒ is attached hereto.

☐ was filed on _____ as Application Serial No. _____ and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by the amendment(s) referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulation, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

PRIOR FOREIGN APPLICATION(S)

COUNTRY	APPLICATION NUMBER	DATE OF FILING (DAY, MONTH, YEAR)	PRIORITY CLAIMED UNDER 35 U.S.C. 119

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application (s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35 United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

PRIOR UNITED STATES APPLICATION(S)

APPLICATION SERIAL NUMBER	FILING DATE	STATUS (PATENTED, PENDING, ABANDONED)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Algy Tamoshunas, Reg. No. 27,677

Jack E. Haken, Reg. No. 26,902

SEND CORRESPONDENCE TO: Corporate Patent Counsel; U.S. Philips Corporation; 580 White Plains Road; Tarrytown, NY 10591	DIRECT TELEPHONE CALLS TO: Dicran Halajian (914) 333-9607
------------------------------------------------------------------------------------------------------------------------------	-----------------------------------------------------------------

Dated:		INVENTOR'S SIGNATURE:		
Full Name of Inventor	Last Name MOHINDRA	FIRST NAME RISHI	Middle Name	
Residence & Citizenship	City MILPITAS	STATE OR FOREIGN COUNTRY CALIFORNIA	Country of Citizenship DUTCH	
Post Office Address	Street 2222 BLISS AVENUE	CITY MILPITAS	State or Country CA	Zip Code 95035

Dated:		INVENTOR'S SIGNATURE:		
Full Name of Inventor	Last Name	FIRST NAME	Middle Name	
Residence & Citizenship	City	STATE OR FOREIGN COUNTRY	Country of Citizenship	
Post Office Address	Street	CITY	State or Country	Zip Code

Dated:		INVENTOR'S SIGNATURE:		
Full Name of Inventor	Last Name	FIRST NAME	Middle Name	
Residence & Citizenship	City	STATE OR FOREIGN COUNTRY	Country of Citizenship	
Post Office Address	Street	CITY	State or Country	Zip Code

Dated:		INVENTOR'S SIGNATURE:		
Full Name of Inventor	Last Name	FIRST NAME	Middle Name	
Residence & Citizenship	City	STATE OR FOREIGN COUNTRY	Country of Citizenship	
Post Office Address	Street	CITY	State or Country	Zip Code

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Atty. Docket

RISHI MOHINDRA

PHA 23,916

Serial No.

Group Art Unit

Filed: CONCURRENTLY

Examiner:

Title: TRANSMITTER POWER AMPLIFIER RAMPING METHOD

Honorable Commissioner of Patents and Trademarks
Washington, D.C. 20231

APPOINTMENT OF ASSOCIATES

Sir:

The undersigned Attorney of Record hereby revokes all prior appointments (if any) of Associate Attorney(s) or Agent(s) in the above-captioned case and appoints:


JACK D. SLOBOD (Registration No. 26,236) and

DICRAN HALAJIAN (Registration No. 39,703)

c/o U.S. PHILIPS CORPORATION, Intellectual Property Department, 580 White Plains Road, Tarrytown, New York 10591, his Associate Attorney(s)/Agent(s) with all the usual powers to prosecute the above-identified application and any division or continuation thereof, to make alterations and amendments therein, and to transact all business in the Patent and Trademark Office connected therewith.

ALL CORRESPONDENCE CONCERNING THIS APPLICATION AND THE LETTERS PATENT WHEN GRANTED SHOULD BE ADDRESSED TO THE UNDERSIGNED ATTORNEY OF RECORD.

Respectfully,



Jack E. Haken, Reg. 26,902
Attorney of Record

Dated at Tarrytown, New York
this 22nd day of December, 1999.